Please use this identifier to cite or link to this item:
http://hdl.handle.net/20.500.12188/17223
Title: | Hands-On Exercises to Support Computer Architecture Students Using EDUCache Simulator | Authors: | Sasko Ristov Blagoj Atanasovski Marjan Gusev Nenad Anchev |
Keywords: | Education, HPC, CPU Cache, Multiprocessor | Issue Date: | 9-Sep-2013 | Publisher: | IEEE | Conference: | 2013 Federated Conference on Computer Science and Information Systems | Abstract: | EDUCache simulator is developed as a learning tool for undergraduate students learning the course of Computer Architecture and Organization. It gives explanations and details of the processor and exploitation of its cache memory. This paper shows a set of laboratory exercises and several case studies with examples how to use the EDUCache simulator in the learning process. These hands-on laboratory exercises can be also used in learning software performance engineering and to increase the student willingness to learn more hardware based courses in their further studying. | URI: | http://hdl.handle.net/20.500.12188/17223 |
Appears in Collections: | Faculty of Computer Science and Engineering: Conference papers |
Files in This Item:
File | Description | Size | Format | |
---|---|---|---|---|
BCI_2013_submission_51.pdf | 445.85 kB | Adobe PDF | View/Open |
Page view(s)
33
checked on Jul 24, 2024
Download(s)
16
checked on Jul 24, 2024
Google ScholarTM
Check
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.